Justify the output waveform $(Y)$ of the $OR$ gate for the following inputs $A$ and $B$ given in the figure.

Vedclass pdf generator app on play store
Vedclass iOS app on app store
(N/A) For an $OR$ gate,the output $Y = A + B$. This means the output is $1$ if either input $A$ or $B$ is $1$,and $0$ only if both inputs are $0$.
$1$. For $t < t_{1}$: $A=0, B=0$,so $Y = 0 + 0 = 0$.
$2$. For $t_{1}$ to $t_{2}$: $A=1, B=0$,so $Y = 1 + 0 = 1$.
$3$. For $t_{2}$ to $t_{3}$: $A=1, B=1$,so $Y = 1 + 1 = 1$.
$4$. For $t_{3}$ to $t_{4}$: $A=0, B=1$,so $Y = 0 + 1 = 1$.
$5$. For $t_{4}$ to $t_{5}$: $A=0, B=0$,so $Y = 0 + 0 = 0$.
$6$. For $t_{5}$ to $t_{6}$: $A=1, B=0$,so $Y = 1 + 0 = 1$.
$7$. For $t > t_{6}$: $A=0, B=1$,so $Y = 0 + 1 = 1$.
Thus,the output waveform $Y$ follows the logic of the $OR$ gate as shown in the figure.

Explore More

Similar Questions

The logic behind the $NOR$ gate is that it gives

In Boolean expression $A + B = Y$, the expression implies that:

In the following combination of logic gates,the output $Y$ can be written in terms of inputs $A$ and $B$ as:

$A$ $NOR$ gate and a $NAND$ gate are connected as shown in the figure. Two different sets of inputs are given to this setup. In the first case, the inputs to the gates are $A=0, B=0, C=0$. In the second case, the inputs are $A=1, B=0, C=1$. The output $D$ in the first case and second case respectively are

The truth table of the given circuit diagram is:

Vedclass Products

For Students

Vedclass Test Series

Mock tests in real JEE/NEET style with performance analysis. 5-day free trial.

Start Free Trial
For Teachers

Exam Paper Generator

Generate Set A/B/C/D exam papers from 7.5L+ questions in 2 minutes. 3 chapters free.

Try Free
For Institutes

Online Exam Module

Live online exams with unlimited students, 360° analytics & white-label branding.

See Demo