The width of the depletion region in a $p-n$ junction diode is

  • A
    increased by reverse bias
  • B
    increased by forward bias
  • C
    decreased by reverse bias
  • D
    independent of the bias voltage

Explore More

Similar Questions

When a $PN$ junction diode is reverse biased,

When a reverse bias is applied to a $p-n$ junction diode,what happens to the potential barrier?

Which of the diode circuits shows the correct biasing used for the measurement of the dynamic resistance of a $p$-$n$ junction diode?

Assuming in forward bias condition there is a voltage drop of $0.7 \text{ V}$ across a silicon diode, the current through diode $D_1$ in the circuit is . . . . . . $\text{mA}$. (Assume all diodes in the given circuit are identical)

When a $p-n$ junction diode is reverse biased,then the width of the depletion layer will

Vedclass Products

For Students

Vedclass Test Series

Mock tests in real JEE/NEET style with performance analysis. 5-day free trial.

Start Free Trial
For Teachers

Exam Paper Generator

Generate Set A/B/C/D exam papers from 7.5L+ questions in 2 minutes. 3 chapters free.

Try Free
For Institutes

Online Exam Module

Live online exams with unlimited students, 360° analytics & white-label branding.

See Demo